

Matter No.: 10559-076002 Applicant(s): Debra Bernstein et al. MICROENGINE FOR PARALLEL PROCESSOR




Applicant(s): Debra Bernstein et al.

MICROENGINE FOR PARALLEL PROCESSOR



Applicant(s): Debra Bernstein et al.
MICROENGINE FOR PARALLEL PROCESSOR



Applicant(s): Debra Bernstein et al.

MICROENGINE FOR PARALLEL PROCESSOR




FIG. 2-3

Applicant(s): Debra Bernstein et al.

MICROENGINE FOR PARALLEL PROCESSOR





FIG. 2-4

Page 6 of 23

Matter No.: 10559-076002 Applicant(s): Debra Bernstein et al.

MICROENGINE FOR PARALLEL PROCESSOR



Applicant(s): Debra Bernstein et al.

MICROENGINE FOR PARALLEL PROCESSOR




FIG. 3-2

Applicant(s): Debra Bernstein et al.
MICROENGINE FOR PARALLEL PROCESSOR
ARCHITECTURE




FIG. 3A

9876543210	nt ivaiXXXXXXXX ctx cmd i		Annlicar	t(s): De ENGINE	FOR PA	02 Istein et a ARALLEU	al. - PRO	CESSO		age
2019 18 17 16 15 14 13 12 11 10 9	XXi wake-up even					:				
31 30 29 28 27 26 25 24 23 22 21 2019 18 17 1	1 i 1 i 1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXX	Context Descriptors: 1) Wake-up Events (Bits 8-15)	0 = kill $1 = voluntary$	2 = SHAM 4 = SDRAM	8 = FBI 16 = INTER THREAD	$32 = PCI_DMA_1$ $64 = PCI_DMA_2$	$128 = SEQ_NUM_LSB$	2) db -> branch defer amount (Bit 17) 3) va -> value of sequence number (Bit 7)	4) OPCODE Bits (29-31)	5) cxt cmd

Page 10 of 23

Applicant(s): Debra Bernstein et al.
MICROENGINE FOR PARALLEL PROCESSOR





FIG. 3C

Page 11 of 23


Matter No.: 10559-076002 Applicant(s): Debra Bernstein et al.

MICROENGINE FOR PARALLEL PROCESSOR


ARCHITECTURE




Matter No.: 10559-076002
Applicant(s): Debra Bernstein et al.
MICROENGINE FOR PARALLEL PROCESSOR
ARCHITECTURE



Applicant(s): Debra Bernstein et al.
MICROENGINE FOR PARALLEL PROCESSOR




Matter No.: 10559-076002 Applicant(s): Debra Bernstein et al. MICROENGINE FOR PARALLEL PROCESSOR ARCHITECTURE



Page 15 of 23

Matter No.: 10559-076002

Applicant(s): Debra Bernstein et al. MICROENGINE FOR PARALLEL PROCESSOR




Applicant(s): Debra Bernstein et al.

MICROENGINE FOR PARALLEL PROCESSOR

ARCHITECTURE


The state of the s



Applicant(s): Debra Bernstein et al.

MICROENGINE FOR PARALLEL PROCESSOR

ARCHITECTURE



and the second of the second s

10 cycles vs. 14

FIG. 5A

Matter No.: 10559-076002 Page 18 of 23 Applicant(s): Debra Bernstein et al. MICROENGINE FOR PARALLEL PROCESSOR ARCHITECTURE atu_send_push_data atu_latch_push_data atu_latch_pull data atu_data_req_n data Translation cmd/data

180 ~

C 0

r

addr

PCI unit

SDRAM unit

> **SRAM** unit

ATU **AMBA**

Unit


FIG. 6-1

† inputs full_status_SDR Fbox5 Fbox5 full_status_SR ctrl datapath Fx_cmd bus Arbiter -Tx_CMD_drv_en_R (grant bit to each fbox) full status FBI clk

Page 19 of 23

Applicant(s): Debra Bernstein et al.


MICROENGINE FOR PARALLEL PROCESSOR



Page 20 of 23

Applicant(s): Debra Bernstein et al.

MICROENGINE FOR PARALLEL PROCESSOR



Applicant(s): Debra Bernstein et al. MICROENGINE FOR PARALLEL PROCESSOR


ARCHITECTURE



- 1) Amba
- 2) Hash 3) Pull Cmds

Pull Engine Cmd Arbitration

- 1) Amba
- 2)Hash Completion 3)Push Cmds



ATU Notes:

- a) Core to FboxRegs: úse sram_push_data_bus
- b) Core to FBI Regs: úse private ATU/FBI cmd/data bus
- c) Core reads FboxRegs: use SRAM_pull_data_bus
- d) Core reads FBIRegs: use sram push data bus (makes sram appear like another Fbox to FBI on sram push bus)


Cmd_Req_R<2:0> 000 none 001 Sram Chain 010 SDR chain 011 Sram 100 SDR

101 FBI 110 PCI 111

Tx CMD drv en R<1:0> 0 none 1 grant

FIG. 6-4

Applicant(s): Debra Bernstein et al.
MICROENGINE FOR PARALLEL PROCESSOR




Page 23 of 23

Matter No.: 10559-076002

Applicant(s): Debra Bernstein et al. MICROENGINE FOR PARALLEL PROCESSOR

ARCHITECTURE



T_Cmd_type_R<2:0>

000: bus idle 001: SDRAM 010: SRAM 011: SRAM-csr 100: PCI

101: reserved 110: FBI 111: Scratch

Fbox Branch/Ctx Choices

	br / ctx				
	br / ctx				
	br / ctx				
	br / ctx				
(flag)	br / ctx				
(flag)	br / ctx				
	br / ctx				
	br / ctx				
8)SDRAM_sdone 9) volunteer cxx swap					
10) Rec req available (flag)					
	br				
12) Fbox push protect					
nd kill					
	(flag) (flag) (flag)				